ABSTRACT The existence of the double grid frequency (100 Hz) ripple current in dc/ac dual active bridge (DAB) power converters can degrade their performance and as such these ripples need to be compensated. An active power decoupling method is proposed in this paper to attenuate the 100-Hz current ripple in single phase dc/ac DAB converters. Compared to other current ripple reduction methods for which additional switches are used, the proposed method does not require any additional switching components thus decreasing the system cost. In the proposed method, the existing switching devices of the primary side full bridge converter and an LLC circuit integrated to form a 100-Hz ripple current reduction circuit, which is controlled by regulating the duty cycle of the primary full bridge converter switching legs. The mathematical analysis and the circuit parameter design methods are proposed. In addition, a current sharing method is proposed to keep the currents of the inductors in the LLC circuit are balanced against any possible circuit parameter deviations. The effectiveness of the developed method is evaluated through the simulation and experimental tests.
INDEX TERMS Power decoupling, dual active bridge, cycloconverter, quasi-proportional-resonant control.
NOMENCLATURE

V dc
Nominal voltage value of DC side power source V g AC power source voltage i g Grid current P g Grid power ϕ 1 Phase shift between switching signals of leg A and leg B ϕ 2 Phase shift between switching signals of leg E and leg F θ Phase angle between the centre of u AB and u EF u AB High frequency AC pulse of primary side u ABn The n th harmonic component of u AḂ U ABn The phasors of u ABn u EF High frequency AC pulse of secondary side u EFn The n th harmonic component of u EḞ U EFn The total active power transferred from the DC side to the AC side P an
The n th harmonic component of P a P a1
The fundamental component of P a P r Total ripple power compensated by C r P dg rx
The double grid frequency ripple power (x = 1, 2) L rx Inductor of the proposed LLC circuit (x = 1, 2) r x Equivalent series resistance of L rx (x = 1, 2) C r Capacitor of the proposed LLC circuit i Lx Current in L rx (x = 1, 2) i L Current in C r I m The peak-to-peak change of inductor current
I. INTRODUCTION
The isolated single phase DC/AC DAB converters have higher power density and power conversion efficiency compared to conventional grid-connected inverters with bulky DC link electrolytic capacitors. Numerous applications such as bidirectional power conversion in renewable energy generation and vehicle-to-grid (V2G) systems [1] - [4] can be benefited from these advantages of DC/AC DAB converters. However, the double grid frequency ripple current can degrade the performance of these converters. For instance, in grid connected PV converters, the performance of the maximum power point tracking scheme can be deteriorated and the system efficiency can be decreased with 100 Hz ripple current [5] - [6] . Several passive and active methods have been introduced to reduce the ripple current in single phase power converters [7] - [10] . The passive methods are costly and less reliable and they increase the size of the system because of large electrolytic capacitors connected to the DC link to filter the DC ripple current and voltage [11] . Compared to passive methods, additional switching components, capacitors and inductors together with special modulation methods are employed to develop ripple reduction schemes in most of the active methods for decoupling the DC power and double line frequency power in single phase inverter and PWM rectifier circuits [12] - [18] . Though these methods are effective in DC link ripple power attenuation, extra cost of power switches and additional space (including space for added power switches and heatsink etc.) are drawbacks.
Furthermore, as stated in [7] and [19] - [21] , though the power conversion efficiency is decreased by introducing active decoupling circuit to compensate ripple power in the full bridge based single phase DC/AC or AC/DC power converters (regardless of the power decoupling circuit with or without additional power switches are included), the efficiency of the scheme without using extra semiconductor devices can be higher than the case with adopting auxiliary switches. For example, in the best case, the overall efficiency is decreased by approximately 2% in [19] using the power decoupling circuit with two additional switches, while in [20] the efficiency reduction is less than 1% at rated power.
Two similar integrated ripple power decoupling approaches are proposed in [22] and [23] where multiplexed utilization of existing switches in the DC side full bridge of DC/AC DAB converter and an electrolytic capacitor as a ripple power buffer are employed for good effect. In this paper, a novel ripple current reduction method is developed by adopting an integrated ripple power reduction circuit with two small ripple steering inductors and a capacitor and with no additional switches. The proposed method can result in a relatively smaller DC bus electrolytic capacitor which can enhance power density and reduce the overall power converter cost.
The rest of this paper is organized as follows. In Section II, the modulation scheme and relevant mathematic analysis are presented. The method of parameters design for the inductor and capacitor in the ripple reduction circuit is given in Section III. The control scheme utilized to control the proposed ripple reduction circuit is developed in Section IV. The simulation and experimental results that validate the effectiveness of the proposed method are shown in Section V. Finally, the conclusion is drawn in Section VI. Fig. 1 shows the proposed converter. In this figure, V dc is the nominal voltage value of DC side power source, and the AC power source voltage is given as V g = V gm sin(ω L t). The primary-side full bridge converter in DC side is utilized to convert V dc to u AB (high frequency AC pulse), and the cycloconverter on the secondary side is used to convert the high frequency pulse (u EF ) to a line frequency voltage V g . The proposed LLC ripple reduction circuit components areL r1 , L r2 and C r . The high frequency ripple generated by high switching frequency of the full bridge is absorbed by the capacitor C dc . The turns ratio of high frequency transformer (HFT) is 1:N . As indicated in Fig. 1 , the proposed DC/AC converter can be considered as a semi-isolated three-port converter.
II. MODULATION AND THEORETICAL ANALYSIS
Assuming the grid current is i g = I gm sin(ω L t), then the grid power can be expressed as (1) .
and the ripple current in i dc can be expressed as (2) .
The symmetrical phase shifting modulation scheme is adopted for both DC side full bridge converter and AC side cycloconverter. In 
If u EF in Fig. 1 is transferred to the primary side, the simplified equivalent circuit of the ripple current steering circuit and the primary resonant circuit can be shown as in Fig. 3 . By selecting node O as a reference point, the voltage u AO and u BO can be expressed by (4) and (5) using Fourier series expansion. u EF is the high frequency voltage between the middle points of legs E and F and it is given in (6) . 
According to the simplified circuit in Fig. 3 , the phasor of i pn which is the nth harmonic component of i p i P can be written as (7) .
whereU ABn andU EFn represent the phasors of u ABn and u EFn which are the n th harmonic component of u AB and u EF . The expressions ofU ABn andU EFn are given in (8) and (9) respectively.
So, the active power transferred from the DC side to the AC side due to n th harmonic can be written as (10) .
In (10), ϕ ABn and ϕ EFn are phase angles ofU ABn andU EFn respectively. The total active power is given as (11) .
In (11), if n = 1 and θ is fixed at π/2 to realise maximum power transmission capability during each switching period and the fundamental component of P a is given in (12) .
As shown in (12), assuming d = 0.5, in order to deliver desired power to the grid, ϕ 1 and ϕ 2 should be regulated (e.g., if ϕ 1 is constant, then ϕ 2 should be adjusted in accordance with the phase of grid voltage, and ϕ 2 = 2ω L t for unity power factor). As d is a variable, the power transmission performance can also be influenced by the change of d that was verified through simulation in [24] .
III. PARAMETER DESIGN FOR RIPPLE STEERING CIRCUIT
As shown in Fig.1 , there are two inductors and a capacitor in the ripple reduction circuit. The two inductors are utilized to attenuate the high frequency ripple current. The ripple current can be decreased by charging and discharging the capacitor. The total ripple power that can be compensated by the ripple reduction circuit is mainly proportional to the voltage change across the capacitor. The change of δ d is proportional to the periodic oscillation of ripple current which is sinusoidal as rough approximation, therefore, it can be expressed as a sine wave given by (13) .
In Fig. 3 , if L r1 = L r2 = L r , the capacitor C r current i L can be written as (14) by using equations (4) and (5)
if the high frequency voltage components of C r are neglected, the voltage of C r can be written as (15) .
If the total ripple power is compensated by C r completely, then P r can be written as (16) .
From equation (16) , it can be seen that if ω r = ω L or ω r = 2ω L , where ω L is the grid frequency, then P r always has double grid frequency ripple power represented by 2ω L term. According to (16) , if ω r = ω L is selected, the total ripple power can be written as (17)
Then, the double grid frequency ripple power in this case is
And if ω r = 2ω L is selected, the total ripple power can be written as (19)
and the double grid frequency ripple power is given in (20)
δ dm1 and δ dm2 are the peak values of duty cycle change in these two cases.
Comparing (18) with (20), since δ dm is much less than 0.5, that is δ dm 0.5, if P m1 = P m2 is maintained, then, the value of δ dm1 should be higher than the value of δ dm2 . Therefore ω r = 2ω L is adopted in this paper in order to guarantee a relatively small value of δ dm . Furthermore, if δ dm is not sufficiently small, the second term of (16) will include 4ω L ripple power when ω r = 2ω L , which will produce 4ω L ripple current in i dc , and it may lead to THD increment in the grid line current. Therefore, δ dm should be kept small enough to avoid this issue. If the second term in (16) is negligible due to very small value of δ dm , the capacitance of the ripple reduction circuit (C r ) can be expressed by (21) .
where P m = V gm I gm is the maximum power transferred by the DC/AC DAB converter, V gm is the peak value of grid voltage and I gm is the peak value of grid current. By utilizing the equivalent circuit shown in Fig. 3 , the peakto-peak change of each inductor current (i L1 and i L2 ) in a switching period is given by (22) .
In (16), if P m , V dc and ω r are predetermined, C r can be calculated by substituting (22) into (21) . Fig. 4 shows the plot of C r versus I m and δ dm . In Fig. 4 , with determined I m , the value of C r will increase if small value of δ dm is adopted. Therefore, bigger δ dm results in a smaller capacitor, however, a higher value of capacitance should be adopted for lower value of δ dm .
IV. CONTROL SCHEME
As shown in Fig. 5 , L r1 , L r2 and C r together with switches of legs A and B constitute two bidirectional parallel interleaved buck-boost converters that can work in buck or boost mode depending on the polarity of ripple current in (2) . This ripple steering circuit is designed to reduce i r or in other words to compensate ripple current on the primary side. If the change VOLUME 7, 2019 in duty cycles of leg A and leg B is small enough (d in (12) is approximated as 0.5), it will not affect the power transferred from primary side to secondary side significantly. Therefore, the ripple current reduction circuit can be incorporated into the control system as shown in Fig. 5 . In this figure, the defined positive directions of currents are denoted by arrows. Z L is an equivalent load that represents the DC/AC DAB converter shown in Fig. 1 , i dr is the 100Hz ripple current component in i dc , i rl is the ripple current fed to the load, i rc1 and i rc2 are the ripple current compensated by leg A' and leg B' though duty cycle regulation. By applying Kirchhoff's current law (KCL) to the circuit shown in Fig. 5 , i dr can be expressed as (23) .
Substituting (2) into (23), the Laplace transformation of (23) can be expressed as (24)
Assuming L r1 = L r2 = L r , r 1 = r 2 = r, and the average values of i r1 and i r2 , i rc1 andi rc2 are equal to each other in a switching period respectively, then the small signal disturbance of i rc can be expressed as (25) by using small signal modeling method.
The small signal disturbance,ĩ L can be expressed as (26)
In (25), I L represents the capacitor current value corresponding to the constant duty cycle D during steady state operation. As it was represented by (13), the change of duty cycle is sinusoidal with 100Hz frequency. The amplitude of I L is changed between i Lmax and -i Lmax , and i Lmax is almost twice the i rl peak value in this case. Depending on the direction of the ripple power, d can be changed from (0.5-δ dm ) to (0.5 + δ dm ). Fig. 6 shows the control block diagram proposed for ripple current reduction. In this figure, V M is the amplitude of sawtooth carrier wave. G pr is the ripple reduction controller, it should be capable of governing the control system irrespective of the changes in D and I L . In Fig. 6 , a virtual resistor, r v is implemented using V M r v /V dc to enhance the damping ratio in (26). In this case, the coefficient of the first order factor of the denominator polynomial in (26) is changed to (r/2 + r v ) and therefore, with that, the system stability can be improved. As shown in (4) and (5), the voltages u AO and u BO can be regulated by changing the duty cycle d, and the voltage across the capacitor C r (u c ) in the ripple current reduction circuit can be controlled accordingly. Therefore, the ripple power can be compensated by charging or discharging the capacitor. As it was discussed earlier, the angular frequency ω r should be selected as 2ω L to avoid large δ dm , so (13) can be rewritten as d = 0.5 + δ dm sin(2ω L t) that means the duty cycle is not constant and the frequency of change in the duty cycle (δ d ) is the same as the ripple power frequency (2ω L ). Since both u AO and u BO have low frequency and high frequency components, an appropriate controller is needed to only attenuate the 100Hz low frequency component associated with ripple power not the high frequency component of the power transmitting signal of the converter. Therefore, a quasi-proportional-resonant (QPR) controller is utilized to form a special closed loop control for ripple current attenuation, as shown in (27).
where K p is a proportionality coefficient that mainly influences the dynamic performance of control system in terms of bandwidth, phase and gain margin, and K r is an adjustable coefficient used to shift the magnitude response vertically. ω r is the resonant frequency (2ω L ) and the bandwidth can be tuned by setting ω c appropriately. Because G pr has high gain at 2ω L , the influence of periodical external disturbance caused by V gm I gm /2V dc can be attenuated effectively.
The whole control system is shown in Fig. 7 . Since QPR controller can attenuate the DC component automatically, i dc is directly used as the feedback signal to replace i dr in Fig. 6 . A low pass filter, G lp (s) is used to eliminate high frequency noise of i dc . Current sharing control scheme is employed to eliminate the current deviation between i L1 and i L2 when L r1 = L r2 or L r1 = L r2 but i L1 = i L2 under any possible circumstances occurred during the system operation such as a slight difference between duty cycles of leg A and leg B in practical situations due to small time delays imposed by control circuits. Otherwise, significant unbalance between i L1 and i L2 might cause negative impact on the performance of ripple current reduction system. In the current sharing scheme, the average values of i L1 and i L2 is used as the common reference signal for the current sharing controllers, H cs1 and H cs2 . For simplicity, H cs1 and H cs2 are designed as two proportional controllers. The modulation signals, u mA and u mB , for legs A and B are the sum of the outputs of H cs1 and H cs2 and the output of G pr .
V. SIMULATION AND EXPERIMENT RESULTS
A. SIMULATION RESULTS
A simulation model of the proposed DC/AC DAB converter is developed in MATLAB environment to verify the effectiveness of the proposed control method. The model parameters used in simulation are presented in Table 1 .
In the simulation model, a virtual resistor r v = 1 , K p = 0.3, K r = 18 and ω c = 3rad/s are designed. Since δ dm is small, D = 0.5 is always assumed, the Bode diagram is shown in Fig. 8 . The red dashed line (C1) and the blue dashed line (C2) represent the uncorrected systems with I L = 2A and I L = 0A respectively, the red solid line (C3) and the blue solid line (C4) represent the corresponding corrected systems by using the same QPR controller with about 330Hz zero crossing frequency. In Fig. 8 , it can be seen that the corrected systems are stable though I L is changed.
Simulation results are presented in Fig. 9 to Fig. 11 . The grid current and voltage without primary side ripple current VOLUME 7, 2019 reduction control are presented in Fig. 9 . The simulation results showed that the proposed control method is effective in DC ripple current reduction. As shown in Fig. 10(a) , the 100Hz ripple current amplitude reduced when the ripple current control is applied. Fig. 10(b) shows the current of C r when ripple current reduction method is applied. Comparing Fig. 10 (b) with Fig. 10 (a) , it can be seen that the peak value of i L in Fig. 10 (b) is about twice of the ripple current amplitude in i dc in Fig. 10 (a) if the proposed ripple current control method is not adopted. And i L should be controlled in phase with the ripple current in i dc if the ripple current is desired to be perfectly compensated. The capacitor voltage and the inductor currents of the proposed ripple current reduction circuit are shown in Fig. 11(a) and Fig. 11(b) respectively. As shown in Fig. 11(b) , although 10% deviation is considered between L r1 and L r2 (760µH for L r1 and 840µH for L r2 ) the deviation between the two inductor currents is very small using the current sharing control.
B. EXPERIMENT RESULTS
The actual parameters of the components in developed prototype are almost identical to the parameters of the simulated components. The control board is equipped with a 32-bit ARM Cortex-M4 core STM32F407IGT6 Microprocessor with high clock frequency of 168MHz that is very suitable for the implementation of the proposed control strategy. A FPGA EP4CE6E22C8 is interfaced with STM32F407IGT6 to generate all switching signals for primary side and secondary side converters. Due to the health and safety rules in the laboratory at Queensland University of Technology, the DC voltage is kept relatively low in the HFT primary side of the hardware circuit, therefore, the cycloconverter is interfaced to the grid through a line frequency (50Hz) transformer, this configuration has little influence on the validation of the proposed ripple current reduction method. The experimental results are shown in Fig. 12 . As shown in Fig. 12  (a) , i p and u EF have 100Hz envelopes Fig. 12(b) shows V g (it looks like a DC voltage due to the very short time span used in this Figure) , u AB , u EF and i p . In this figure, it can be seen that i p is approximately sinusoidal due to the resonance between L s and C s in the primary side of HFT. The phase shift between u AB and u EF , θ is kept as π /2 constantly in this experiment. Fig. 12(c) shows the grid voltage V g , grid current i g and DC input current i dc respectively without ripple current suppression control. As it can be seen i dc includes DC component (about 1A average value) and 100Hz ripple current (about 1A peak value). Fig. 12 (d) shows the grid voltage and current and i dc when the proposed ripple reduction method is applied. Compared to the results shown in Fig. 12(c) , the 100Hz ripple current is almost eliminated as illustrated in Fig. 12(d) . The current and voltage curves of the proposed LLC ripple steering circuit are presented in Fig. 12(e) . It can be seen in this figure that the fluctuation frequency of u c is 100Hz, the peakto-peak value fluctuation of u c is about 3V and the inductor currents, i L1 and i L2 are balanced using current sharing control.
As shown in Fig. 12 (c) and (d), it seems that the total harmonic distortion (THD) of V g and i g is relatively high due to the negative influenced of nonlinear characteristics of the line frequency transformer. However, the THD can be further reduced with higher grid power. 
VI. CONCLUSION
A ripple current reduction circuit is developed and integrated into the primary side of a single-phase DC/AC DAB converter to reduce the double grid frequency ripple current on DC side. Mathematical analysis has been conducted for proper control scheme design. Controller design along with a QPR based ripple current control scheme and current sharing method are presented. The effectiveness of the proposed method in reducing current ripple of DC power source has been proven using simulation and experimental results.
